What the Editors-in-Chief say about the review process in our Journals: Our Editors-in-Chief declare, confirm, certify and sign the substantial, important, line by line peer review process and our high-rejection rates.
Published Articles with Keyword: power delay
- Title: Design of Low Power Ternary Logic Encoder and ADC using CNTFET
Authors: Veena M. B., Nikitha M.
Doi: 10.37394/232017.2024.15.6
Download | Download
Published in WSEAS Transactions on Electronics, Volume 15, 2024 - Title: Efficient 32-nm CNTFET-Based 1-Bit Adder: A Fast and Energy-Optimized Design
Authors: Venkata Rao Tirumalasetty, K. Babulu, G. Appala Naidu
Doi: 10.37394/23202.2024.23.16
Download | Download
Published in WSEAS Transactions on Systems, Volume 23, 2024 - Title: High-Speed DSP Pipelining and Retiming techniques for Distributed-Arithmetic RNS-based FIR Filter Design
Authors: M. Balaji, N. Padmaja
Doi: 10.37394/23203.2022.17.60
Download | Download
Published in WSEAS Transactions on Systems and Control, Volume 17, 2022 - Title: Low Power Heterogeneous Adder
Authors: Karthick S, Valarmathy S, Prabhu E
Download | Download
Published in WSEAS Transactions on Circuits and Systems, Volume 14, 2015