WSEAS Transactions on Electronics
Print ISSN: 1109-9445, E-ISSN: 2415-1513
Volume 15, 2024
Design of Low Power Ternary Logic Encoder and ADC using CNTFET
Authors: ,
Abstract: Ternary logic has received substantial attention over the past decade due to its compensations of smaller chip area and interconnection compared to outmoded binary logic. Carbon Nanotube Field Effect Transistor (CNTFET) technology is widely used for ternary logic implementation due to its versatile threshold voltages. The increased power consumption in current designs utilizing CNFETs, as linked to binary logic, is attributed to elevated static power dissipation within the design. This work recommends alternative triple encoder designs with a focus on reducing the consumption of power. The model uses an additional Vdd/2 supply voltage to decrease static power dissipation and encoder power delay. Cadence virtuoso-based circuit simulations are implemented for the proposed encoder design.
Search Articles
Keywords: CNTFET, Cadence Virtuoso, ternary logic, Encoder, power delay, power delay product, Field Effect Transistor
Pages: 47-53
DOI: 10.37394/232017.2024.15.6