What the Editors-in-Chief say about the review process in our Journals: Our Editors-in-Chief declare, confirm, certify and sign the substantial, important, line by line peer review process and our high-rejection rates.
Published Articles with Keyword: Gated Techniques
- Title: Design and Performance Analysis of Memristor and IMPLY Adder based 64-bit Vedic Multiplier and CAM Memory with Gbps throughput on FPGA
Authors: Shruthi K. N., R. Bhagyalakshmi, Roopashree D.
Doi: 10.37394/23203.2022.17.41
Download | Download
Published in WSEAS Transactions on Systems and Control, Volume 17, 2022 - Title: Design and Performance Analysis of 4-bit Nano-processor Design for Low Area, Low Power and Minimum Delay Using 32nm FinFET Technology
Authors: Sujata. A.A, Lalitha. Y.S
Doi: 10.37394/232017.2021.12.1
Download | Download
Published in WSEAS Transactions on Electronics, Volume 12, 2021