Impact of Gate Insulation Material and Thickness on Pocket Implanted MOS Device

Author:

Abstract: This paper reports on the impact study with the variation of the gate insulation material and thickness on different models of pocket implanted sub-100 nm n-MOS device. The gate materials used here are silicon dioxide (SiO2), aluminum silicate (Al2SiO5), silicon nitride (Si3N4), alumina (Al2O3), hafnium silicate (HfSiO4), tantalum pentoxide (Ta2O5), hafnium dioxide (HfO2), zirconium dioxide (ZrO2), and lanthanum oxide (La2O3) upon a ptype silicon substrate material. The gate insulation thickness was varied from 2.0 nm to 3.5 nm for a 50 nm channel length pocket implanted n-MOSFET. There are several models available for this device. We have studied and simulated threshold voltage model incorporating drain and substrate bias effects, surface potential, inversion layer charge, pinch-off voltage, effective electric field, inversion layer mobility, and subthreshold drain current models based on two linear symmetric pocket doping profiles. We have changed the values of the two parameters, viz. gate insulation material and thickness gradually fixing the other parameter at their typical values. Then we compared and analyzed the simulation results. This study would be helpful for the nano-scaled MOS device designers for various applications to predict the device behavior.

Engineering World, E-ISSN: 2692-5079, Volume 3, 2021, Art. #

PDF
XML
Cite
×
Citation Tools
WSEAS AMA
Muhibul Haque Bhuyan, "Impact of Gate Insulation Material and Thickness on Pocket Implanted MOS Device," Engineering World, vol. 3, pp. 43-51, 2021, DOI:
Muhibul Haque Bhuyan. Impact of Gate Insulation Material and Thickness on Pocket Implanted MOS Device. Engineering World. 2021;3:43-51.
Copy to Clipboard
Citation copied to Clipboard

Certification

---