DESIGN, CONSTRUCTION, MAINTENANCE
Print ISSN: 2944-912X, E-ISSN: 2732-9984 An Open Access International Journal of Engineering
Volume 2, 2022
Simulation and Analysis of Fully Adiabatic Circuit Designing with Single Power Clock for High-Frequency Low Power VLSI Circuits
Author: Yashu Swami
Abstract: Adiabatic logic guarantees vast diminishments of power utilization since it doesn't disperse power. This paper audits ongoing advancement in adiabatic circuits. First, the fully adiabatic circuit designing technology called as pass-transistor adiabatic logic (PTAL) is discussed. Next, the operation of the dual rail logic and the power clock supply with the logic operation of the PTAL technology is discussed. Further, many basic logic circuits using the PTAL technology are designed, compiled and simulated. Finally, the performance results, power dissipation, speed, efficiency and load analysis of the circuits are compared with the conventional and existing CMOS technology under same simulation conditions using standard 45nm technology with VDD = 1V and proves that even at high frequencies above 2GHz, it is able to outperform the dominating conventional CMOS logic designing in the field of power dissipation. The simulation results are provided to support our claim. We used 45nm technology for all our simulations.
Search Articles
Keywords: Adiabatic circuit, pass-transistor logic, nano-electronics, Low power VLSI, high speed IC
Pages: 151-157
DOI: 10.37394/232022.2022.2.20
Design, Construction, Maintenance, ISSN / E-ISSN: 2944-912X / 2732-9984, Volume 2, 2022, Art. #20