Low Power Checks in Multi Voltage Designs

Authors: , ,

Abstract: Leakage power consumption has been almost a serious problem these days in semiconductor industry. Many low power techniques like multi-voltage, power gating etc. are deployed to improve power saving. Power aware verification hence has become a critical issue now. Static low power verification has been developed to verify that low power architectures are designed in correct approach meeting all electrical rules in SoC. The UPF(Unified Power Format) is the standardized format that has all power intent information and can be used throughout the design flow to ensure that the power specification is intact. Firstly, this paper describes the special cells and its operation used in low power techniques. Secondly it describes the major checks examined at each stage using Synopsys VCLP tool and finally debugging with the tool and conclusion.

WSEAS Transactions on Electronics, ISSN / E-ISSN: 1109-9445 / 2415-1513, Volume 11, 2020, Art. #13

PDF
DOI
XML
Cite
×
Citation Tools
WSEAS AMA
K. R. Haripriya, Ajay Somkuwar, Laxmi Kumre, "Low Power Checks in Multi Voltage Designs," WSEAS Transactions on Electronics, vol. 11, pp. 105-111, 2020, DOI:10.37394/232017.2020.11.13
K. R. Haripriya, Ajay Somkuwar, Laxmi Kumre. Low Power Checks in Multi Voltage Designs. WSEAS Transactions on Electronics. 2020;11:105-111. 10.37394/232017.2020.11.13
Copy to Clipboard
Citation copied to Clipboard

Certification

---