WSEAS Transactions on Circuits and Systems
Print ISSN: 1109-2734, E-ISSN: 2224-266X
Volume 12, 2013
A Proposed Eleven-Transistor (11-T) CMOS SRAM Cell for Improved Read Stability and Reduced Read Power Consumption
Authors: , ,
Abstract: Due to scaling of MOS devices, SRAM read stability imposes a serious concern for future technology. The conventional 6T cell becomes more vulnerable to external noise due to voltage division between the access and the pull-down transistors in the inverter. This paper discusses the design and implementation of 11-T SRAM cell to improve the read stability and read power reduction. During read operation storage nodes are completely isolated from the bit lines. The average read power consumption reduces approximately 12% compared to the 6T cell due to lower discharging activity at read bitline and low leakage current. The standby power consumption in the proposed cell is larger than the 6T cell which can be reduced by using minimum size transistors. The read signal noise margin (RSNM) is enhanced by 2x compared to the 6T cell due isolation of read and write circuits. The proposed cell is capable of operating at a supply voltage as low as 330mv and can be used in ultra-low power circuit applications.
Search Articles
Keywords: SRAM cell, read stability, SNM, power consumption, read/write access time, leakage current