WSEAS Transactions on Circuits and Systems
Print ISSN: 1109-2734, E-ISSN: 2224-266X
Volume 17, 2018
VLSI Implementation of Lattice Wave Digital Filters for Increased Sampling Rate Using Three Port Parallel Adaptors
Authors: ,
Abstract: The second-order all-pass section is the main building block of the lattice wave digital filters (WDFs). The all-pass sections are conventionally realized using two port adaptors. In this paper, second-order all-pass sections are replaced with three port parallel adaptors. These adaptors, implemented with canonic signed digit coefficients, are proposed to increase maximal sampling frequency of latticeWDFs. The proposed implementation of three port parallel adaptors reduces the latency of the critical loop by reducing the components (adders and multipliers). Further increase in maximal sampling frequency is obtained by integrating these three port parallel adaptors using carry propagation adders (CPA) designed with low power and high performance 1-bit full adders, registers as delay elements and binary multipliers. Here, multipliers are implemented using a network of shifts and adders (or subtractors). An example of a filter implementation where the proposed approaches are applied, is presented. In this example multiple-constant multiplication technique is applied to reduce the number of adders in the implementation of multipliers. The sections are integrated using Design Architect and simulated using Eldonet tools ofMentor Graphics V2008 and tested by applying number of input vectors. The results are compared with the conventional second-order all-pass sections. The comparison shows the increase in maximal sampling frequency by approximately 46% at the cost of about 13% increase in area.
Search Articles
Pages: 1-11
WSEAS Transactions on Circuits and Systems, ISSN / E-ISSN: 1109-2734 / 2224-266X, Volume 17, 2018, Art. #1