# New, Fast, High-Performance Level Shifter for Buck DC-DC Converter in 180nm CMOS Technology 

SAID EL MOUZOUADE, KARIM EL KHADIRI, AHMED TAHIRI<br>Laboratory of Computer Sciences and Interdisciplinary Physics, High Normal School, Sidi Mohamed Ben Abdellah University, Fez, B.P 5206 Bensouda, MOROCCO


#### Abstract

To reduce power dissipation, the dual supply voltage approach is required for analog circuits in the on-chip integrated circuits. In this paper, a novel circuit of the level shifter for Buck DC-DC Converter using cross-coupled configuration is presented. The proposed work of this paper uses this level shifter to converter voltage of 1.8 V to 5 V at 180 nm CMOS Technology in Cadence Virtuoso Tool. The propagation delay, energy/transition, and static power were $182.42 \mathrm{pS}, 0.01 \mathrm{fJ} /$ Transition, and 6 fW , respectively. The final design area is only $60.142 \mu \mathrm{~m} 2$.


Key-Words: - Level Shifter; Gate Driver; Propagation Delay; Dual-Supply; Cross-Coupled, Buck DC-DC Converter.

Received: March 23, 2023. Revised: October 26, 2023. Accepted: December 7, 2023. Published: December 31, 2023.

## 1 Introduction

The demand for SOC devices in industries such as automotive has increased in recent years, requiring efficient power management designs and nanoscale CMOS technologies, [1].

DC/DC converters use multiple external components, including inductors, storage capacitors, bootstrap capacitors, and compensating circuit components. By integrating these components onto the chip, the number of external components can be reduced. The level shifter can be the sole component in the high-side power driver, eliminating the need for the bootstrap capacitor, as depicted in Figure 1, [2]. However, the level shifter is an always-on circuit, which results in reduced power conversion efficiency when used as a gate driver due to its high power consumption.

A System-on-Chip (SoC) integrates multiple power supply environments using level shifters to communicate between low and high-voltage power supplies. To reduce power consumption and propagation delay, the design of the level shifter needs to be optimized. [3], [4], proposes a floating voltage level translator that can convert signal levels from low voltage power rail circuit domains to floating power and ground rail circuit domains with high resistance to orbital translation.

Subthreshold shifters in [5] and [6], use selfdriven current limiters to detect output errors for robust voltage transitions. The proposed design
converts input signals from 0.1 to 1.2 V and utilizes a level shifter to convert low voltage levels to high voltage levels, [7], [8].


Fig. 1: Three-level buck dc-dc converter topology and driving scheme, [2]

The bootstrap methodology is used to convert the subthreshold supply to the nominal supply, [9], [10]. Other solutions use level-shifting capacitors that are charged to provide higher voltage inputs, resulting in low power dissipation, short propagation delays, a wider switching voltage range, and high operating frequency, [11].

In this work, a cross-coupled configuration transistor-based level shifter for a buck DC-DC converter has been designed, simulated, and layouted in 180 nm CMOS technology. The circuit
offers a low-cost, compact, and high-performance voltage-level conversion solution that operates across a wide range of voltages. Simulation results at 1 MHz indicate that the proposed level shifter has improved delay propagation compared to state-of-the-art designs, [12], [13], [14], [15].

The paper is organized as follows: Section 2 introduces the proposed level shifter for the buck DC-DC converter. Section 3 compares the performance of the proposed design with prior art. Finally, Section 4 concludes the paper.

## 2 Design and Build a Level Shifter Circuit

### 2.1 Context

Many level shifter designs have been presented in the literature to solve the problems with the traditional level shifter structures discussed in Section 1. [15], examines and contrasts the level shifter circuit's different properties. However several important and pertinent issues need to be solved.

The structure described in [15] and shown in Figure 2 uses a pull-up configuration that uses a basic current mirror (CM) configuration. This circuit design has a short propagation delay, but the structure uses more than thirteen devices in total; six CMOS transistors (M1, M2, M3, M4, M5, and M6), two capacitors ( C 1 and C 2 ), one resistor ( R 1 ), two inverters, one NAND gate and one diode (D1) this makes it more susceptible to process change and consumes more space.


Fig. 2: Conventional level shifters, [15]
Since the transistor, M5 body diode with NPN diode-connected, storage/recovery may not be modeled. Furthermore, M1 may not allow Vgs of the M5 node to be pulled down which means that a one-shot pulse pulls down on Vgs (M5), the device's leakage current is high, which leads to a large current and static power consumption. Another issue
is that the propagation delay does not increase well with voltage due to the pull-up transistors' constant weakening.

We propose a new level shifter architecture with fast transition and small area consumption after fully analyzing the advantages and disadvantages of the present designs.

### 2.2 Proposed Level Shifter

The schematic of the proposed voltage level shifter is shown in Figure 3. The suggested level shifter is developed with the aid of a cross-coupled configuration technique. The proposed architecture of the level shifter includes an input inverter (transistor MN1 \& MP1), a cross-coupled configuration (transistor MP5 \& MP6), three inverters (transistor MN2 \& MP2, MN3 \& MP3, and MN4 \& MP4), and an output inverter (transistor MN5 \& MP7). A CMOS inverter with PMOS and NMOS transistors makes up the input branch. Table 1 shows the transistor sizes that we used in this work.


Fig. 3: Proposed Level-Shifter
Table 1. Transistor sizes

| Devices | W/L (nm) |
| :---: | :---: |
| MP1, MP2, MP3, MP4, MP5, MP6, MP7 | $400 / 180$ |
| MN1, MN2, MN3, MN4, MN5 | $400 / 180$ |

When the input is LOW, nodes B and C are LOW, while nodes A and D are HIGH. The voltage at node C is zero because the node is HIGH and connected to the ground. The MP6 transistor will switch on when the gate terminal is linked to node C, and the MP6 transistor's drain is connected to node D. Because the node voltage is high, the output
inverter's input is also high, resulting in low output. As a result, the output is similar to that of VIN.

Nodes B and C will be HIGH when the input is HIGH, whereas nodes A and D will be LOW. Because node D is low, MN5 is turned off and MP7 is turned on, resulting in high output, similar to VDDH.

## 3 Results and Comparison

The proposed level shifter has been designed using 180 nm CMOS technology. Its performance was compared with ar eference circuit, [15]. Both circuits underwent various analyses including temperature, frequency, and corner analysis. Temperature analysis was performed at a co nstant frequency of 1 MHz , with VDDL $=1.8 \mathrm{~V}$ and VDDH $=5 \mathrm{~V}$, by increasing the temperature from -20 to $100^{\circ} \mathrm{C}$.

The four main performance criteria analyzed for good level shifter functioning in this section are propagation delay, power consumption, energy per transition, and silicon area.

The proposed level shifter for $a b$ uck DC-DC converter has been implemented in a 180 nm technology with a single poly and six metal layers. The active area of the level shifter, as shown in Figure 4, is approximately $60.142 \mu \mathrm{~m} 2(16.66 \mu \mathrm{~m} \mathrm{x}$ $3.61 \mu \mathrm{~m})$.

The transient results of the proposed level shifter with $\mathrm{VDDL}=1.8 \mathrm{~V}$ and $\mathrm{VDDH}=5 \mathrm{~V}$ are depicted in Figure 5. At a frequency of 1 MHz , the proposed circuit operates at a nominal temperature of $27^{\circ} \mathrm{C}$, covering three corners: Nominal-Nominal ( $\mathrm{N}-\mathrm{N}$ ), Slow-Slow (S-S), and Fast-Fast (F-F).

The propagation delay of the proposed level shifter varies with changes in VDDL across three corners (N-N, S-S, F-F) and three temperature settings, as depicted in Figure 6. The propagation delay decreases significantly as VDDL increases, which is anticipated. Additionally, when the temperature rises from $-20^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$, the nominal corner's propagation delay decreases from 1.4 ns to 0.74 ns at $\mathrm{VDDL}=1.8 \mathrm{~V}$.

The propagation delay at $27^{\circ} \mathrm{C}$ for the $\mathrm{N}-\mathrm{N}$ corner was achieved at 0.9 ns when the VDDL increased from 1.2 volts to 2.4 volts. The worst-case propagation delay was 7.4 ns at the S-S corner and $20^{\circ} \mathrm{C}$, while the best-case propagation delay of 0.42 ns occurred at $100^{\circ} \mathrm{C}$ in the F-F corner.

Figure 7 illustrates the relationship between power consumption and VDDL for the proposed level shifter. The simulation results indicate that the nominal static power, measured at $27^{\circ} \mathrm{C}$ with
$\mathrm{VDDH}=5 \mathrm{~V}$ and VDDL ranging from 1.2 V to 2.4 V , saturates at 6 fW for 1.2 V VDDL. When VDDL is 1.2 V below the S-S corner at $-20^{\circ} \mathrm{C}$, the level shifter consumes just 5.5 fW . Its maximum power, at 2.4 V below the $\mathrm{F}-\mathrm{F}$ corner and $100^{\circ} \mathrm{C}$, is 20 fW .

A 2000-point Monte Carlo simulation was performed at the $\mathrm{N}-\mathrm{N}$ corner with a VDDL of 1.8 V to evaluate the robustness of our level shifter (refer to Figure 8).

The largest number of samples were collected at 182.42 ps during a delay event, which is as expected. The highest number of samples in terms of static power was reported at 29.52 nW .

Figure 9 shows that as temperatures fluctuate between $-20^{\circ} \mathrm{C}$ and $100^{\circ} \mathrm{C}$, the static power differs among various corners. Notably, the F-F corner experiences a much more substantial change in static power compared to the other two corners. Specifically, the static power at the F-F corner rises to 21.5 fW , whereas at the $\mathrm{N}-\mathrm{N}$ corner, it only increases by 13 fW . However, the S-S corner undergoes a lesser variation in thermal power, with an increase of merely 12 fW .

The proposed level shifter's propagation delay, energy per transition, and total power are compared with those in [15], in Figure 10. At 1.8V, the level shifter in [15], had a delay of 1.2 ns , which is four times greater than the delay observed in our work under the same conditions. This provides strong evidence of the higher speed of our level shifter.

At low supply voltages (VDDL), our proposed level shifter may have a better performance than two other level shifters in terms of energy consumption per transition. As can be observed, at VDDL $=1.8 \mathrm{~V}$, it uses 0.01 fJ , while the circuits proposed in [15], consume hundreds of femtojoules ( 5 pJ ) of energy. As a result, our proposed level shifter could outperform the one proposed in [15]. A comprehensive comparison with previous works, is summarized in Table 2.

## 4 Conclusion

In conclusion, a low-size, fast, and highperformance level shifter for Buck DC-DC Converter using cross-coupled configuration has been successfully designed in 180 nm technology. Circuit design, simulation, analysis, and layout design are all included in this study. The performance of the level shifter is enhanced in this study. The propagation delay, energy/transition, and static power were $182.42 \mathrm{pS}, 0.01 \mathrm{fJ} /$ Transition, and 6 fW , respectively. The final design area is only 60.142 um2. The level shifter super characteristics
are suitable for various applications such as automotive applications or IoT systems where various devices from different applications and voltage levels are involved.


Fig. 4: Proposed level shifter layout


Fig. 5: Level shifter simulation transient results


Fig. 6: Propagation delay vs VDDL for three corners at temperatures varies


Fig. 7: Static power vs. VDDL variations for three corners at different temperatures


Fig. 8: Monte Carlo simulation of propagation delay and static power consumption


Fig. 9: Static power vs temperature of the proposed level shifter


Fig. 10: Delay-energy-characteristics comparison

Table 2. Performance comparison with previous work

|  | [12] | [13] | [14] | [15] | This work |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Year | 2021 | 2021 | 2020 | 2019 | 2022 |
| Technology (nm) | 180 | 180 | 60 | 180 | 180 |
| Results | $\operatorname{sim}$ | $\operatorname{sim}$ | $\operatorname{sim}$ | $\operatorname{sim}$ | $\operatorname{sim}$ |
| VDDL (V) |  | 0.24 | 1.2 | 1.8 | 1.8 |
| VDDH (V) | 1.8 | 1.8 | 6 | 5 | 5 |
| Operating frequency (Hz) | 100 M | 100 M | 800 M | 1 M | 1 M |
| Energy(fJ/Transition) | 81.7 | 38.39 | - | - | 0.01 |
| Pstatic (W) | 33.5 p | 98.3 p | 113 n | - | 6 f |
| Delay (s) | 854.2 p | 6.43 n | 0.63 n | 1.1 n | 182.42 p |
| Area ( $\boldsymbol{\mu \mathrm { m } 2 )}$ | - | - | 107 | 50000 | 60.142 |

## References:

[1] Swarup Bhunia, Mark Tehranipoor. System on Chip (SoC) Design and Test, ISBN: 9780128124772.
[2] Wen-Ming Zheng, Wen-Liang Zeng, Chi-Wa U, Chi-Seng Lam, Yan Lu, Sai-Weng Sin, Man-Chung Wong and Rui Paulo Martins " Analysis, Design and Control of an Integrated Three-Level Buck Converter under DCM Operation" Journal of Circuits, Systems, and Computers, Vol. 29, No. 1 (2020), 2050011. DOI: 10.1142/S0218126620500115.
[3] D. Liu, S.J. Hollis, H.C.P. Dymond, N. McNeill, B.H. Stark, Desing of $370-$ ps delay floating-voltage level shifter with $30-\mathrm{V} / \mathrm{ns}$ power supply slew tolerance, IEEE Trans. Circ. Syst. II Exp. Briefs 63 (7) (Jul. 2016) 688-692, DOI: 10.1109/TCSII.2016.2530902.
[4] Li, Q.; Yang, Y.; Ma, H.; Zhou, Y.; You, G.; Zhang, M.; Xiang, W. A Novel Floating High-Voltage Level Shifter with Pre-Storage Technique. Sensors 2022, 22, 1774. DOI: 10.3390/s22051774.
[5] L. Wen, X. Cheng, S. Tian, H. Wen and X. Zeng, Subthreshold level shifter with selfcontrolled current limiter by detecting output error, IEEE Trans. Circ. Syst. II Exp. Briefs 63 (4) (Apr. 2016) 346-350, DOI: 10.1109/tcsii.2015. 2504025.
[6] Kiran S.; Vignesh, N. Arun, Kanithan S.; Sravani K.; Kumari, Ch Usha; Swathi K.; Kumareshan N. and Nair, Prajith Prakash "Rapid Low Power Voltage Level Shifter Utilizing Regulated Cross Coupled Pull Up Network," 2021 International Conference on Computer Communication and Informatics (ICCCI), 2021, pp. 1 -9, DOI: 10.1109/ICCCI50826.2021.9402273.
[7] S.R. Hosseini, M. Saberi and R. Lofti, A high-speed and power-efficient voltage level-shifter for dual-supply applications, IEEE Trans. Very Large Scale Integr. Syst. 25 (3) (Mar. 2017) 1154-1158, DOI: 10.1109/TVLSI.2016.2604377.
[8] M. Lanuzza, F. Crupi, S. Rao, R. De Rose, S. Strangio and G. Iannaccone, "An UltralowVoltage Energy-Efficient Level Shifter," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 1, pp. 61 -65, Jan. 2017, DOI: 10.1109/TCSII.2016.2538724.
[9] R. N. Ray, M. M. Tripathi and C. I. Kumar, "High Performance Energy Efficient CMOS

Voltage Level Shifter Design," 2022 2nd International Conference on Intelligent Technologies (CONIT), Hubli, India, 2022, pp. 1-5, DOI: 10.1109/CONIT55038.2022.9847677.
[10] S. Kabirpour and M. Jalali, "A Power-Delay and Area Efficient Voltage Level Shifter Based on a R eflected-Output Wilson Current Mirror Level Shifter," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 2, pp. 250 -254, Feb. 2020, DOI: 10.1109/TCSII.2019.2914036.
[11] E. Maghsoudloo, M. Rezaei, M. Sawan and B. Gosselin, A high-speed and ultra-low-power subthreshold signal level shifter, IEEE Trans. Circ. Syst. I: Reg. Papers 64 ( 5) (May.2017)1164-1172,

DOI: 10.1109/TCSI.2016.2633430.
[12] Rajendran S, Chakrapani A. Energy-efficient CMOS voltage level shifters with single-V DD for multi-core applications. Analog Integr Circ Sig Process 2021:1-7.
[13] Rajendran S, Chakrapani A. Fast and EnergyEfficient Level Shifter Using Split Control Driver for Mixed-Signal Systems. Arabian J Sci Eng 2021:1-6.
[14] P. Shukla, P. Singh, T. Maheshwari, A. Grover and V. Rana, "A $800 \mathrm{MHz}, 0.21 \mathrm{pJ}$, 1.2 V to 6 V Level Shifter Using Thin Gate Oxide Devices in 65nm LSTP," 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2020, pp. 1-4, DOI: 10.1109/ICECS49266.2020.9294984.
[15] M. El Alaoui ; F. Farah ; K. El Khadiri ; H. Qjidaa ; A. Aarab ; A. Lakhssassi and A. Tahiri Design and Analysis of New Level Shifter With Gate Driver for Li-Ion Battery Charger in 180 nm CMOS Technology. IJEEE. 2019; 15 ( 4) :477-484 ISSN: 17352827.

Contribution of Individual Authors to the Creation of a Scientific Article (Ghostwriting Policy)
The author contributed to the present research, in all stages from the formulation of the problem to the final findings and solution.

Sources of Funding for Research Presented in a Scientific Article or Scientific Article Itself:
The authors received no funding for this manuscript.

## Conflict of Interest

The authors have no conflict of interest to declare.
Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)
This article is published under the terms of the Creative Commons Attribution License 4.0
https://creativecommons.org/licenses/by/4.0/deed.en US

