

Implementation of Asymmetrical Multi-Level Inverter Configuration using Extended Hexagonal Switched Cell in MATLAB/Simulink

ADUPA CHANDRAMOULI, V. SIVACHIDAMBARANATHAN
Department of EEE,
Satyabhama Institute of Science and Technology,
Chennai,
INDIA

Abstract: - This paper critically examines a novel extended HSC-based configuration capable of supporting both symmetrical and asymmetrical operations. The quest for optimizing classical multilevel inverter (MLI) topologies to minimize switch count has led to the emergence of various configurations known as reduced switch count (RSC) MLIs. Among these, the simplest are the T-type configurations. However, due to their limited asymmetric capability and absence of redundancies, researchers have endeavored to devise novel configurations employing the highly modular H-bridge structure. One such configuration is the hexagonal switched cell (HSC), comprising six switches interconnected in an anti-parallel manner using two unidirectional switches. Each HSC can independently function as a seven-level inverter with binary voltage ratios. Inspired by the HSC, several novel symmetrical and asymmetrical topologies have been developed to extend its capabilities to higher levels. The primary objective of this paper is to scrutinize the extended asymmetrical multilevel inverter topology based on HSC and implement it utilizing low-frequency-based PWM. To validate the operation of the proposed configuration with PWM, simulations are conducted in the Simulink environment using MATLAB.

Key-Words: - Hexagonal switched cell (HSC), Low-frequency PWM, Switching function PWM, T-type, Reduced switch count (RSC), Multilevel inverter (MLI).

Received: April 8, 2024. Revised: August 16, 2024. Accepted: September 15, 2024. Published: October 24, 2024.

1 Introduction

The growing importance of power electronics across various applications necessitates multiple transformation stages, notably the conversion of AC to DC. Within this spectrum of transformations, inverters play a crucial role, serving essential functions across a wide power range, [1], [2]. The adoption of Multi-Level Inverters (MLIs) utilizing low-rated semiconductor devices has expanded their utility in high and medium-voltage applications. MLIs have gained popularity in electric power systems due to their promise of low Total Harmonic Distortion (THD) and their ability to operate with multiple switching combinations and frequencies. Moreover, a key advantage of multi-level inverters is their capacity to integrate renewable energy sources. In a multilevel inverter, output levels are adjusted to closely approximate a sinusoidal waveform, [3].

Increasing the number of levels in multilevel inverters enables the staircase waveform to closely approximate a sinusoidal waveform. While various topologies have been proposed to achieve more levels, circuit complexity and device cost often

impose limitations, [4]. The objective of this paper is to simplify circuit design by reducing complexity and minimizing the count of switching devices. Multilevel inverters (MLIs) provide an effective means of generating output voltage tailored to meet product requirements. They are suitable for high-voltage applications without exceeding voltage limits, offering advantages such as enhanced energy quality, reduced electromagnetic interference (EMI), low switching and conduction losses, and increased voltage-blocking capability, [5].

Multilevel Inverters (MLIs) can be classified into four groups based on the number and voltage levels of DC voltage sources: asymmetrical, symmetrical, hybrid, and single DC supply MLIs, [6]. Among these, traditional multilevel converters include well-established types such as the Cascaded H-Bridge (CHB), Neutral Point Clamped (NPC), and Flying Capacitor (FC) converters. Modern multilevel converters, as discussed in recent literature, often derive from or integrate aspects of these traditional converters. These converters consist of basic units that serve as building blocks. By connecting these basic units sequentially, the

resulting converter can achieve higher output voltage levels.

Standard multilevel inverter configurations like NPC and FC utilize a single DC supply, whereas the CHB topology employs multiple isolated DC sources. The diode-clamped design relies on a single DC supply but necessitates a significant number of clamping diodes. Conversely, the flying capacitor topology replaces clamping diodes with capacitors, introducing complexity and enlarging the inverter's size, [7].

The CHB topology distinguishes itself through its integrated design, versatility, and scalability. At the core of cascaded multilevel inverters (CMLIs) lies the H-bridge, with each unit comprising four unidirectional switches. In traditional CMLI setups, the number of cascaded H-bridge units is determined by the required voltage levels. With an increase in the number of voltage steps, there arises a need for additional isolated voltage sources, controlled devices, and supplementary circuit components. This leads to heightened control complexity, larger physical size, higher device costs, and reduced reliability.

It is highly recommended to employ a single-phase seven-level series-connected Hexagonal Switched Cell (HSC), powered by photovoltaic Maximum Power Point Tracking (MPPT) and controlled by a critical controller. The synchronous reference frame is used to generate reference currents required by the shunt active filter (SHAF). The main function of the active filter is to reduce the harmonics injected by the nonlinear loads into the source. The control approach proposed for active filters converts the measured nonlinear load current into positive reference points and from these values maximum load current values can be calculated, and unit templates are extracted. For the best performance by SHAPF, the controller adopted for capacitor voltage regulation can be finetuned to achieve better performance during dynamic conditions, [8].

In [9], a Nine-Level Cascaded H-Bridge (CHB) based SHAF for harmonic compensation is proposed. SRF concept is adopted to generate reference currents which should be injected into the line to reduce harmonics produced by switching operation of nonlinear loads. Power factor improvement and reactive power compensation are the other objectives achieved by SHAF in this paper.

In [10], SHAF using a novel single-phase 9-level series-connected Hexagonal Switched Cell (HSC) is proposed. DC link is connected to the PV generation system and MPPT is adopted to regulate

the voltage across the DC link while extracting maximum power, [11], in addition to the harmonics compensation, it is possible to provide active power support to the load by the proposed system in this paper.

In [12], switching pulses required by a diode-clamped multilevel inverter are generated by a non-zero triangular-based unipolar pulse width modulation. This scheme aims to reduce the number of carrier waves, simplify the modulation circuitry, and achieve stable output voltage waveforms. The non-zero triangular-based unipolar modulation scheme utilizes two triangular wave carriers devoid of zero crossings and two modulating sinewaves to generate line-to-line five-level output voltage waveforms in a single-phase full bridge diode-clamped multilevel inverter. This is a departure from conventional multicarrier sinusoidal pulse width modulation techniques, which typically employ four triangular waves and one modulating sinewave for the same type of inverter.

In [13], proposed a hybrid PWM technique aimed at reducing Total Harmonic Distortion (THD) and power losses in Voltage Source Inverters (VSI), incorporating advantages from both level-shift PWM and Phase-shift PWM. The proposed hybrid PWM technique utilizes a novel form of carrier signals. Unlike conventional PWM techniques, this hybrid approach minimizes both switching and conduction power losses. The research employs this PWM scheme specifically for an asymmetric multilevel inverter.

DC-DC converters with enhanced voltage conversion ratios play a vital role in diverse nonconventional energy applications, including solar systems, Uninterrupted Power Supply (UPS), automotive frameworks, fuel-cell power systems, healthcare systems, and more. In this study, we strongly recommend the use of a conventional single-switch high-voltage gain boost converter topology.

The suggested converter framework presents notable benefits, including heightened efficiency, diminished conduction loss, and the capability to manage high-duty cycles. Additionally, a boost converter is employed to address tasks like increased voltage stress and complex controlling methods within the recommended system. This development leads to a significant increase in voltage gain, resulting in an environmentally friendly increased voltage conversion ratio achieved with just a single switch. The paper presents the application and methodology of the DC/DC boost converter, [14].

In [15], a method for implementing a well-balanced power distribution a transformer-based cascaded multilevel inverter is proposed. The method involves using specific unequal ratios (6:7:8:9) among the levels to achieve a balanced power flow. The approach relies on offline identification of optimal switching patterns to minimize discrepancy errors. These patterns are then stored as lookup tables in the digital device that controls the inverter. By precisely reproducing the selected switching patterns, the power flow is effectively balanced. The output voltage is controlled and regulated by taking its RMS value as feedback.

By enhancing the conventional multilevel inverters in literature several topologies with a smaller number of switches are proposed. T-type MLIs are simple asymmetric capabilities are limited. The highly modular H-bridge structure has been investigated as a source for creating advanced MLIs.

The motivation behind this research addresses the limitations of existing T-type configurations and proposes a novel extended HSC-based configuration. The objective is to adopt the highly modular H-bridge structure to initiate an asymmetrical MLI that exceeds the constraints of traditional configurations.

Objectives:

- Design an extended HSC-based MLI for symmetrical and asymmetrical operations.
- Investigate the proposed topology performance as an asymmetrical multilevel inverter.
- Simulation of the topologies using the Pulse Width Modulation (PWM) technique.

This paper explores the possibility of the hexagonal switched cell (HSC) to generate higher levels. The proposed configuration is designed to support both symmetrical and asymmetrical DC sources. Simulation of proposed configurations is performed in MATLAB/SIMULINK.

The topology presented in this work contains two parts: The first part is the level generator, to produce the stepped voltage waveform. The second part is the polarity generator, which determines the polarity of the load voltage. A number of levels increases complexity of the circuit and control strategy also increases

The paper is organized as follows: Section II introduces the asymmetrical CHB MLI, and it includes an analysis of conduction and switching losses. In Section III, the proposed CHB-MLI circuit is described, along with switching states analysis and a comparison of the operating modes of the converter. Section IV validates the model

results, and ultimately, Section V concludes the proposed CHB-MLI along with the references.

2 Conventional MLI Topologies




Fig. 1: Block Diagram of Multi level inverter with RES.

In modern industries, there is a significant and rapidly growing demand for high-power applications. However, certain industrial operations require lower or medium power levels. To address the voltage requirements of such applications, multi-level inverters have emerged as effective power devices. These inverters not only accommodate substantial power capacities but also provide the flexibility to integrate sustainable power sources such as solar, wind, and tidal energy. Recent research has shifted its focus towards applications involving variable AC, frequency, and speed regulations, thereby driving advancements in multi-level inverter technology. Figure 1 illustrates the renewable energy sources integrated to grid through a multilevel inverter.

With technological progress, multi-level inverters are now capable of operating at high switching frequencies, leading to reduced generation of harmonic components. As the voltage levels in these inverters increase, the output waveforms gradually approach sinusoidal shapes with lower harmonic content. The classification of multi-level inverters is based on their voltage output levels and switching configurations.

- a) Diode clamped MLI
- b) Flying capacitors MLI
- c) CHB MLI

2.1 Diode Clamped Multilevel Inverter

The fundamental concept behind this inverter is to utilize diodes to create multiple voltage levels across various stages by employing series-connected capacitor banks. Diodes serve as voltage carriers, alleviating the load on other electrical components. However, a significant drawback of the diode-clamped inverter is that the maximum achievable resultant voltage is capped at half of the supplied DC voltage. To overcome this limitation, increasing

the number of switches, diodes, and capacitors is an option. Nevertheless, the balancing of capacitors presents a challenge, restricting these inverters to three levels. Despite this limitation, they offer high efficiency by employing a fundamental frequency for all switching patterns and provide a straightforward approach for power transfer in systems.

The 5-level and 9-level diode-clamped inverters utilize diodes as clamping devices connected to a common DC bus. The DC voltage is divided into multiple levels through switch pairs and capacitors. These inverters are commonly used in high-power motors with medium-speed drives, static VAR compensators, and for interfacing high-power DC and AC lines. However, their operation becomes complex due to the presence of numerous clamping diodes when generating multiple levels. The number of required diodes increases quadratically with the number of voltage levels. One of the main drawbacks of this topology is that in the event of a fault, the system cannot be reconfigured, resulting in a complete network shutdown, and reducing the reliability of the topology.

2.2 Flying Capacitor Type MLI

This type of multilevel inverter (MLI) resembles the diode-clamped type, but with a notable difference: capacitors are used instead of diodes, and they require recharging. The theoretical advantage of this topology is its ability to generate numerous voltage levels closer to a sine wave. However, practical implementations often limit these MLIs to generating only six voltage levels due to various constraints. In this configuration of MLI, capacitors on the DC side are arranged in a ladder-like structure, where the voltage across each capacitor differs from that across the adjacent capacitor. The magnitude of the voltage levels in the resulting waveform is influenced by the voltage difference between two adjacent capacitor legs. However, implementing numerous capacitors can be both expensive and complex compared to diode clamping, which is commonly used in MLI designs. The advantages of flying capacitor MLIs over diode-clamped MLIs are:

- This type of MLI needs a smaller quantity of switches for the same output levels in contrast to diode-clamped MLI.
- The inverter can ride through brief-term blackouts and profound voltage sags because of a number of inverters being used in its design.
- The control of power flow is easier.
- To balance the voltage levels of the capacitors, Phase redundancies can be adopted.

2.3 CHB-MLI

The cascaded H-bridge MLI is the most widely adopted and straightforward design of multi-level inverters, applicable in both single-phase and three-phase transformation scenarios.

This design involves structuring the circuit into H-bridge cells, where each cell consists of four switches and four diodes connected. Each cell generates three outputs: positive voltage, negative voltage, and zero. In this type of MLI, multiple modules are cascaded in series to combine the voltages of different levels, resulting in a resultant voltage with various levels closer to a sine wave. This capability in waveform generation helps to reduce Total Harmonic Distortion (THD), offering an advantage over other inverters. Cascaded H-bridge MLIs have found numerous applications in industrial and domestic utility areas and are increasingly used in renewable energy sources, VAR compensation techniques, voltage regulation, and filtering applications in power stabilization processes.

The CHB inverter is particularly suitable for applications requiring higher power due to its capability to synthesize improved waveforms with reduced harmonic content compared to diode-clamped and flying capacitor models. Additionally, it eliminates the necessity for bulky transformers in conventional converter topologies, as well as clamping diodes in diode-clamped converters and flying capacitors in the FLC model. This simplification streamlines the construction and output generation of the MLI. A comprehensive comparison of MLIs under various aspects is presented in Table 1. The output voltage levels generated, in contrast to previous MLIs, are twice that of the DC sources. The individual utilization of DC sources ensures isolation between each module.

Table 1. Comparison of the regular MLI topologies with n level

S. No	Characteristics	CHB-MLI	FC-MLI	DC-MLI
1	Primary Diodes	2(n-1)	2(n-1)	2(n-1)
2	Clamping Diodes	0	(n-1)(n-2)	0
3	Main Capacitor	(n-1)/2	(n-1)	(n-1)
4	Equalizing Capacitor	0	0	(n-1)(n-2)/2
6	Constant Source	Separate DC source	No separate DC source	No separate DC source
7	Construction	Simple	Complex	Complex
8	Flexibility	Flexible	Not flexible	Not flexible

Moreover, by incorporating modular voltages to produce the resultant voltage, the stress experienced on the legs and modules is notably diminished compared to the flying capacitor model. The cascaded H-bridge MLI presents several advantages over diode-clamped and flying capacitor models, rendering it a more flexible and readily adaptable structure for various applications.

3 Extended Topologies

The fundamental unit of the HSC topologies, known as the basic HSC, is illustrated in Figure 2. This configuration is formed by an anti-parallel connection of two half-legs (H1-H6 & H3-H4) through a pair of unidirectional switches (H2 and H5). It's important to note that when ES equals ER, the basic HSC unit can function as a simple five-level inverter, with voltage magnitudes of $\pm ES/ER$ and $\pm (ES+ER)$. However, when ES equals 2ER, this HSC module operates as a seven-level inverter. Furthermore, the device voltage rating of H1 & H6 is ES; H3 & H4 is ER; and H2, H5 is ES+ER.

3.1 HSC Structure of the Considered Topology

The HSC module depicted in Figure 2 is reconfigured in Figure 3, where H1, H4, and ES are replaced by S1, S2, and V2, respectively; and H3, H4, and ER are replaced by S5, S6, and V1, respectively, while H2 and H5 are replaced by S3 and S4. The different possible switching combinations of the module depicted in Figure 3 are illustrated in Table 2.




Fig. 2: Primary unit of the HSC topologies




Fig. 3: Basic HSC module

Table 2. Switching Operation of Figure 2

Mode	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	V ₀
1	0	0	1	1	1	0	0
	0	1	0	1	0	1	
2	1	0	0	0	1	1	V ₁ -V ₂
3	0	1	1	1	0	0	V ₂
4	1	0	1	0	1	0	V ₁
5	1	1	1	0	0	0	V ₁ +V ₂

The unique configuration of the devices is analyzed concerning the output voltage in the proposed Multilevel Inverter (MLI) connection, where 1 and 0 respectively denote the ON and OFF states of the switching devices. The switching operation clearly illustrates the capability of the basic module to generate multiple voltage levels with different switching combinations. It should be noted that the polarity of the levels in Table 2 is depicted concerning one polarity, but it can be reversed as well. By utilizing appropriate combinations (ternary voltages), the MLI can function as a 9-level inverter, although this requires support from suitable PWM techniques. To simplify the analysis, a straightforward low-frequency PWM followed by a lookup table can be employed to achieve the required output voltages. Furthermore, the potential for Figure 3 to scale to higher levels by incorporating additional DC sources is demonstrated next.

3.2 HSC Structure

An essential consideration in the design of MLI topology is the total line-to-line voltage. The extended HSC, illustrated in Figure 3 for multiple levels, is depicted in Figure 4, Figure 5 and Figure 6. For the primary unit of Topology-I, the maximum voltage stress during each switch operation is presented as follows: Assuming V1: V2: V3 = 1:2:3.




Fig. 4: Extended HSC: Topology-I

For the primary unit of Topology-I, the maximum voltage stress during each switch operation is presented as follows: Assuming $V_1: V_2: V_3 = 1:2:3$.

$$V_{S1} = V_{S2} = 2V_{dc} \quad (1)$$

$$V_{S5} = V_{S6} = V_{dc} \quad (2)$$

$$V_{S3} = V_{S4} = V_3 + V_2 = 3V_{dc} + 2V_{dc} = 5V_{dc} \quad (3)$$

$$V_{S7} = V_{S8} = V_1 + V_3 = V_{dc} + 3V_{dc} = 4V_{dc} \quad (4)$$

where V_s is the voltage stress on the respective switch s . Following the incorporation of additional DC sources, Topology-I, as depicted in Figure 3, is presented as Topology-II in Figure 4. This extension augments the ladder or intermediate stages between the outer wings of the basic HSC module. Moreover, the extension or scaling of Topology-II for a generalized level is illustrated in Figure 5. To simplify real-time execution, it is imperative to minimize the number of switches required to generate all desired voltage levels at the output. This research introduces an innovative MLI topology centred around a basic unit that integrates a reduced number of power electronic switches and DC voltage sources. The approach involves extending this basic unit by incorporating additional switches and DC voltage sources. The aim is to reduce the overall number of power switches and associated driver circuits while simultaneously increasing the number of levels in the output voltage waveform.

This innovative topology is introduced as a generalized MLI. It undergoes a comparative analysis against various established multilevel inverter configurations to determine its superiority. Subsequently, the overall performance of the proposed topology in generating all voltage levels is validated through experimental results using a 15-level inverter setup. These experiments confirm the effectiveness and feasibility of the proposed topology in achieving the targeted voltage levels,

demonstrating reduced complexity and improved performance.

This innovative topology is introduced as a generalized MLI. It undergoes a comparative analysis against various established multilevel inverter configurations to determine its superiority. Subsequently, the overall performance of the proposed topology in generating all voltage levels is validated through experimental results using a 15-level inverter setup. These experiments confirm the effectiveness and feasibility of the proposed topology in achieving the targeted voltage levels, demonstrating reduced complexity and improved performance.




Fig. 5: Novel Extended HSC: Topology-II




Fig. 6: Extended HSC: Scaling Topology-II for higher levels

4 Simulink Implementation

In symmetrical multilevel inverter configurations, the DC voltage resources within the H-bridges share identical values.




Fig. 7: Simulation model of Topology-I


Table 3. Simulation Parameters

DC voltage (V_{dc})	100 V
Modulation index (m_a)	0.95
Carrier Switching frequency (F_{sw})	100 Hz; 2000 Hz
Sampling time (T_s)	1 μ S


Conversely, asymmetrical multilevel inverters feature DC voltage resources with differing values. The considered HSC serves as an asymmetrical Reduced Switch Count Multilevel Inverter (RSC-MLI), capable of producing a higher number of output levels with significantly fewer switches. Two methods are employed to determine the values of the DC voltage sources in the CHB asymmetrical multilevel inverter: binary and trinary configurations. The trinary configuration surpasses the binary configuration in generating a greater number of levels. The primary factors influencing the cost and size of the multilevel inverter are simple control techniques, a reduced number of semiconductor switches, a lower count of DC voltage resources, and simplified driver circuits, [16], [17], [18].

The simulation circuit for the considered RSC-MLI topology, as depicted in Figure 3, is illustrated in Figure 6. The basic module of the Hexagonal Switched Cell (HSC), shown in Figure 2, generates a 5-level output with symmetrical voltage ratios and can produce 7 and 9-level outputs with asymmetrical voltage ratios. Conversely, the extended HSC topology-I in Figure 3 can yield a 7-level output with symmetrical voltage ratios and can generate 11 and 15-level outputs with asymmetrical voltage ratios. Similarly, Figure 4 employs four DC sources with 10 switches and can synthesize a 9-level output voltage with symmetrical voltage ratios, and up to 31-level outputs with asymmetrical voltage ratios. However, it's important to highlight that an increase in the number of asymmetrical DC voltages leads to a corresponding increase in stress on the device voltage. Table 3 presents the simulation parameters involved in the study, while

Table 4 provides a summarized view of the Total Harmonic Distortion (THD) performance of Topology-I and Topology-II.



(a) Output voltage of Topology-I for symmetrical and asymmetrical



(b) Output voltage of Topology-II for symmetrical and asymmetrical

Fig. 8: Out voltage wave forms of Topology-I and II for symmetrical and asymmetrical voltage ratios, for low frequency PWM




Fig. 9: Output voltage harmonic performance of Topology-I and II for symmetrical and asymmetrical voltage ratios, for low frequency PWM




Fig. 10: Output voltage wave forms of Topology-I and II for symmetrical and asymmetrical voltage ratios, for carrier frequency PWM




Fig. 11: Output voltage harmonic performance of Topology-I and II for symmetrical and asymmetrical voltage ratios, for carrier frequency PWM

In Figure 3, the configuration with symmetrical and asymmetrical voltage ratios of 1:2:3 can generate 7-level and 13-level output voltages, as depicted in Figure 7(a) and Figure 7(b) respectively. Similarly, when operating Figure 4 with symmetrical and asymmetrical voltage ratios of (1:2:3:1), it generates 9-level and 15-level output voltages, as shown in Figure 7(c) and Figure 7(d). The corresponding harmonic spectra of Figure 7(a) and Figure 7(b) are also demonstrated. Figure 7(b) is displayed in Figure 8. Moreover, selecting an increased carrier frequency of 2000 Hz reveals the achieved output voltages in Figure 9(a) and Figure 9(b) respectively. The corresponding FFT analysis of the output voltages in Figure 9 is depicted in Figure 10(a) and Figure 10(b). FFT analysis of seven, nine thirteen and fifteen level voltage waveforms presented in Figure 10 are shown in Figure 11. Increase in number of levels increases the fundamental quantity in waveform and hence reduces the THD.

Table 4. Output voltage harmonic performance comparison of Topology-1 and Topology-II

	Phase Voltage THD			
			Carrier frequency	
	Level	Nature	50Hz	2000 Hz
Topology-I	7-level	Symm	13.33%	20.62%
Topology-I	13-level	Asymm	7.45%	10.39%
Topology-II	9-level	Symm	10.51%	15.60%
Topology-II	15-level	Asymm	6.52%	8.58%

4.1 Results and Discussion

The results presented in Table 4 confirm an improvement in harmonic performance with the use of a low-frequency carrier. However, it is important to recognize that increasing the carrier frequency helps suppress low-order harmonics by shifting them to higher frequencies. Consequently, all carriers surrounding the fundamental frequency undergo this shift, leading to a higher cutoff frequency and consequently reducing the size of the required filters.

The results indicate that the blocked voltage values are either acceptable or zero, with the absence of negative voltage. This observation reinforces the necessity for unidirectional switches in the recommended topology. The specific details of the switching operation are outlined in Table 2. For a more comprehensive demonstration of the inverter's performance, Figure 7, Figure 8, Figure 9 and Figure 10 visually represent the output voltage. Assessing the output power quality involves

quantifying the THD levels for both voltage and current. The Fast Fourier Transform (FFT) tool in MATLAB is utilized for the thorough analysis and execution of this assessment.

The results of output voltage in Figure 7, Figure 8, Figure 9 and Figure 10 provide actual insight into the inverter's operational behavior. Overall, the results discussion aims to provide a comprehensive understanding of the implications and performance metrics associated with the proposed inverter topology.

5 Conclusion

This study, proposed a novel asymmetrical multilevel inverter topology with a reduced number of switches. Through simulation by MATLAB/SIMULINK, compared the proposed inverter with conventional MLI configurations. Our findings highlight a substantial decrease in the number of components, including DC sources, IGBTs, and associated drive circuitry. The proposed inverter achieves an acceptable ratio of voltage levels by a reduced number of IGBTs, compared to other multilevel inverters reported in the literature. The proposed inverter exhibits significant advantages such as less voltage stress and reduced switching losses when compared with conventional multilevel converters. The utilization of DC sources in every primary unit significantly contributes to the topological advantages of our proposed inverter. The proposed novel asymmetrical multilevel inverter achieves enhanced power quality and increased efficiency with reduced components. Comparative analyses highlight its superiority in terms of the number of switches, diodes, and resources needed for generating different voltage levels compared to existing topologies. Considering these promising outcomes, our proposed asymmetrical multilevel inverter represents a substantial advancement in multilevel inverter technology, emphasizing efficiency and component reduction.

References

- [1] F. V. P. Robinson, "Power electronics converters, applications and design," *Microelectronics Journal*, vol. 28, no. 1, pp. 105–106, Jan. 1997, [https://doi.org/10.1016/s0026-2692\(97\)87859-7](https://doi.org/10.1016/s0026-2692(97)87859-7).
- [2] Blaabjerg, Frede, Yongheng Yang, Katherine A. Kim, and Jose Rodriguez. "Power electronics technology for large-scale

- renewable energy generation." *Proceedings of the IEEE* 111, no. 4 (2023), <https://doi.org/10.1109/JPROC.2023.3253165>
- [3] Khan, Noman, Tanveer Abbas, Muhammad Awais, Shakeel Ahmed, Babar Hussain, and Muhammad Tufail. "An Improved Problem Formulation for THD Minimization of Multilevel Inverters." *Arabian Journal for Science and Engineering* 48, no. 11 (2023): 14943-14956, <https://doi.org/10.1007/s13369-023-07867-w>.
- [4] Ebrahimabad, Reza Choupan, Daryoush Nazarpour, Sajjad Golshannavaz, and Tohid Ghanizadeh Bolandi. "Computer and experimental analysis of a reconfigurable staircase module-based multi-level inverter with fault tolerant capability." *ISA Transactions* 143 (2023): 707-722. <https://doi.org/10.1016/j.isatra.2023.09.003>.
- [5] Li, Chentao, Qishuang Ma, Yajing Tong, Jinsong Wang, and Ping Xu. "A survey of conductive and radiated EMI reduction techniques in power electronics converters across wide-bandgap devices." *IET Power Electronics*, 16, no. 13 (2023): 2121-2137, <https://doi.org/10.1049/pel2.12532>.
- [6] E. Babaei, M. F. Kangarlu, and F. N. Mazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices," *Electric Power Systems Research*, vol. 86, pp. 122–130, May 2012, doi: <https://doi.org/10.1016/j.epsr.2011.12.013>.
- [7] G. Kampitsis, E. I. Batzelis, P. D. Mitcheson, and B. C. Pal, "A Clamping-Circuit-Based Voltage Measurement System for High-Frequency Flying Capacitor Multilevel Inverters," *IEEE Transactions on Power Electronics*, vol. 37, no. 10, pp. 12301–12315, Oct. 2022, <https://doi.org/10.1109/TPEL.2022.3174062>.
- [8] Shutari, Hussein, Nordin Saad, Nursyarizal Bin Mohd Nor, Mohammad Faridun Naim Tajuddin, Alawi Alqushaibi, and Muawia Abdelkafi Magzoub. "Towards enhancing the performance of grid-tied VSWT via adopting sine cosine algorithm-based optimal control scheme." *IEEE Access*, 9 (2021): 139074-139088, <https://doi.org/10.1109/access.2021.3119019>.
- [9] T. Debnath, K. Gopakumar, L. Umanand, D. Zielinski, and K. Rajashekara, "A Nine-Level Inverter With Single DC-Link and Low-Voltage Capacitors as Stacked Voltage Sources With Capacitor Voltage Control Irrespective of Load Power Factor," *IEEE Open Journal of the Industrial Electronics Society*, vol. 3, pp. 522–536, 2022, <https://doi.org/10.1109/ojies.2022.3209333>.
- [10] S. P. Gautam, L. Kumar, and S. Gupta, "Single-phase multilevel inverter topologies with self-voltage balancing capabilities," *IET Power Electronics*, vol. 11, no. 5, pp. 844–855, May 2018, <https://doi.org/10.1049/iet-pel.2017.0401>.
- [11] M. N. A. Kadir, S. Mekhilef, and H. W. Ping, "Dual Vector Control Strategy for a Three-Stage Hybrid Cascaded Multilevel Inverter," *Journal of Power Electronics*, vol. 10, no. 2, pp. 155–164, Mar. 2010, <https://doi.org/10.6113/jpe.2010.10.2.155>.
- [12] C. U. Eya, Ugwuanyi Oliver O, and Omeje Crescent O, "An Improved Conventional Diode-Clamped Multilevel Inverter Using Non-Zero Triangular- Based Unipolar Modulation Scheme," *WSEAS Transactions on Systems and Control*, vol. 17, pp. 91–100, Feb. 2022, <https://doi.org/10.37394/23203.2022.17.11>.
- [13] Lakshmi Prasanna and T. R. Jyothsna, "A Novel Hybrid PWM Technique for Asymmetric Inverter," *WSEAS Transactions on Circuits and Systems*, vol. 22, pp. 230–242, Dec. 2023, <https://doi.org/10.37394/23201.2023.22.25>.
- [14] K. S. Faraj and J. F. Hussein, "Analysis and Comparison of DC-DC Boost Converter and Interleaved DC-DC Boost Converter," *Engineering and Technology Journal*, vol. 38, no. 5A, pp. 622–635, May 2020, <https://doi.org/10.30684/etj.v38i5a.291>.
- [15] Lashab, Abderezak, Dezso Sera, Frederik Hahn, Luis Camurca, Yacine Terriche, Marco Liserre, and Josep M. Guerrero. "Cascaded multilevel PV inverter with improved harmonic performance during power imbalance between power cells." *IEEE Transactions on Industry Applications*, 56, no. 3 (2020): 2788-2798, <https://doi.org/10.1109/TIA.2020.2978164>.
- [16] S. Nyamathulla and D. Chittathuru, "A Review of Multilevel Inverter Topologies for Grid-Connected Sustainable Solar Photovoltaic Systems," *Sustainability*, vol. 15, no. 18, p. 13376, Jan. 2023, <https://doi.org/10.3390/su151813376>.
- [17] S. Mustafa, A. Sarwar, M. Tariq, S. Ahmad, and H. A. Mahmoud, "Development and Control of a Switched Capacitor Multilevel Inverter," *Energies*, vol. 16, no. 11, pp. 4269–

- 4269, May 2023,
<https://doi.org/10.3390/en16114269>.
[18] S. Deliri, K. Varesi, and S. Padmanaban, "An extendable single-input reduced-switch 11-level switched-capacitor inverter with quintuple boosting factor," *IET Generation, Transmission & Distribution*, Feb. 2022, <https://doi.org/10.1049/gtd2.12416>.

Contribution of Individual Authors to the Creation of a Scientific Article (Ghostwriting Policy)

- Adupa Chandramouli carried out the conceptualization, formal analysis, investigation, methodology, simulation and writing original draft.
- V. Sivachidambaranathan carried out the project administration, supervision, validation and writing-review and editing.

Sources of Funding for Research Presented in a Scientific Article or Scientific Article Itself

No funding was received for this study.

Conflict of Interest

The authors declare that they have no conflicts of interest.

Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0

https://creativecommons.org/licenses/by/4.0/deed.en_US