# Analysis and Design of an Active Rectifier for Wireless Power Transfer in 90 nm CMOS Technology

### SAID EL MOUZOUADE\*, KARIM EL KHADIRI, AHMED TAHIRI Laboratory of Computer Science and Interdisciplinary Physics, Department of Physics, École Normale Supérieure (ENS), Sidi Mohamed Ben Abdellah University, Fez, MOROCCO

#### \*Corresponding Author

*Abstract:* - In this paper, an analysis and design of a new active rectifier used for wireless power transfer applications using 90 nm CMOS technology are presented. The proposed architecture of the active rectifier has mainly been chosen to improve the VCE and the PCE and also to eliminate the need for large on-chip capacitors. The proposed circuits eliminate the drop needed for conduction by replacing diode-connected nMOS devices with others controlled by an active circuit. The new architecture of the active rectifier has been designed, simulated, and laid out by Cadence Virtuoso using TSMC 90nm technology. The input range is 0–5 V, and the output voltage is 2.14 V, with the VCE and the PCE values of 82.9% and 86.2%, respectively. The layout utilizes a compact space of 0.0597 mm2 within the TSMC CMOS 90 nm technology.

Key-Words: - Active rectifier, wireless power transfer, VCE, PCE, RCC, VCR.

Received: February 6, 2023. Revised: November 17, 2023. Accepted: December 22, 2023. Published: December 31, 2023.

# **1** Introduction

Wireless power transmission (WPT) day after day continues to seduce more and more applications in many fields. From the typical one of charging vehicles electrical emergent to the most technologies like the IoT. Especially when it gives the promise of disabling the need for physical connectors or wires to get power. The WPT technology possesses the potential to redefine the way that electrical power can be transmitted. However, the rectification process, which consists of converting the ondulated current (AC) received wirelessly from a remote source into a direct current (DC), may have a very deep impact on the global performance of WPT systems. The traditional passive rectifiers used to be widely employed in WPT, but they have been abandoned because of their limitations in terms of lower efficiency and sensitivity to load variations, [1], [2], [3], [4], [5]. Nowadays, new active rectifiers have been emerging as a cutting-edge solution to overcome all challenges and improve the these global performance of WPT systems. The new active rectifiers use, in addition to semiconductor devices, control algorithms to regulate efficiently the flow of energy. These ameliorations and techniques offer higher efficiency and improved adaptability to large load variations. In this context, this paper will deal with the new concept of active rectifiers used in WPT systems, delve into their principles, explain their advantages, and also present the probable potential applications of this innovative technology. In addition, this paper will unveil the essential role of active rectifiers in advancing the field of WPT, paving the way for more and more efficient, versatile, and better wireless charging solutions in our modern era, [6]. [7], presents the most basic structure of rectifiers, the full-wave bridge, where diodes are simply replaced by diode-connected MOSFET elements. Though this topology is simple and easy to implement, it presents a major inconvenience: It requires at least the double threshold voltage, Vtn, of an nMOS device since we are crossing two diode-connected MOS devices in the conduction path for each single cycle of the input signal. Gate cross-coupled and fully gate cross-coupled topologies are improvements over the conventional full-wave rectifier, [8], [9], [10], [11], [12], [13], [14], [15]. In the gate cross-coupled rectifier, two diodes of the conventional rectifier are replaced by two gate cross-coupled MOS devices working as switches, where the voltage drop for every cycle is reduced to one threshold voltage. Similarly, in the full gate cross-coupled rectifier, all diodes are replaced by switches; hence, the voltage drop is further reduced to twice the conduction drop for every cycle. Despite having the least voltage drop, this topology suffers from the problem of reverse charge leakage. This occurs when the input AC amplitude is less than the output rectified voltage, causing the conducting pass devices to be on simultaneously, resulting in current flowing backward from the output to the input, [16], [17], [18], [19], [20].

All of the above-discussed topologies suffer from either a large voltage drop or significant power loss, which limits their use in low-power and lowvoltage devices. Popular techniques for achieving higher efficiency include using gate cross-coupled rectifiers in combination with passive or active circuitry to control the other two pass devices. In passive rectifiers, additional circuitry, including a bootstrap capacitor, is employed to reduce or eliminate the threshold voltage, as discussed in this paper, [21], [22]. However, the use of on-chip bootstrap capacitors limits their applicability when the chip area and speed are highly important. In contrast, active rectifiers utilize active circuitry to control pass devices. This approach increases both the voltage conversion efficiency (VCE) and power conversion efficiency (PCE) by ensuring that the pass devices operate in the linear region, resulting in reduced conduction losses and the complete elimination of reverse current flow, thereby reducing power loss. However, active rectifiers are not without their challenges. The primary issue is the startup of the active circuit, as there is no regulated supply during this phase.

# 2 Design

In this work, an active rectifier is chosen, primarily for better VCE and PCE and secondarily to avoid the use of large on-chip capacitors. [23], [24], [25], [26], discuss the same active rectifier topology with a slight difference in active circuitry. [23], implements a comparator with compensation for the delay of the comparator's output falling, whereas, [24], [25], [26], implements a comparator with compensation for both the falling and rising delays of the comparator's output at the expense of added circuit complexity and power consumption. [23], has been used here thanks to its simple design.

Fig. 1a, Fig. 1b, and Fig. 2 show the CMOS implementation of the conventional full-wave bridge rectifier, gate cross-coupled rectifier, and proposed active rectifier in [23]fier, and proposed active rectifier in [23]. The issues with Fig. 1a and Fig. 1b have already been briefly mentioned above. Although Figure 1b is a significant improvement of

Fig. 1a, it is still not a favorable topology concerning the chosen design technology. In the gate cross-couple rectifier shown in Fig. 1b, the cross-coupled pMOS transistors act as switches, so the only voltage drop across them is the conduction drop because of channel resistance. However, the other two nMOS transistors are diode-connected, which means that they have at least a Vtn drop across them, implying that  $Vin \ge Vdc + Vth$  for conduction.



Fig. 1: Rectifier topologies: (a) conventional and (b) gate cross-coupled topologies

The proposed active circuit in Fig. 2 is an improvement of that in Fig. 1b; this circuit eliminates the Vtn drop needed for conduction by replacing the diode-connected nMOS with devices controlled by the active circuit, as shown in Fig. 3. The active circuit is a four-input comparator that turns on nMOSes quickly when Vin  $\geq$  Vrec and turns off rapidly to prevent the flow of current.

To illustrate the operation of the comparator, consider the case when  $V_{in1} > V_{in2}$ , i.e.,  $V_{in1} >$ 0 and  $V_{in2} < 0$ . During this half cycle, the comparator  $D_1$  output is low, turning off  $M_{n2}$ . Additionally, Mp1 is reverse biased, resulting in no current flow path along Mn2 or Mp1. For simplicity, assume Vin = Vin1 - Vin2. When Vin reaches Vtp, Mp3 turns on, shorting Vin1 to Vrec. When Vin >Vrec, the D2 output becomes high, turning on Mn4 and initiating the conduction path for the first half cycle, which starts charging Cl. When Vin reaches its maximum, it begins to decrease, and when Vin < Vrec, conduction stops since the output of D2 is low and Mn4 is off. As Vin further decreases below Vtp, Mp3 is also off. In this manner, the rectifier in Fig. 2 conducts currents during the positive half cycle, eliminating the Vtn drop observed in Fig. 1b. Now, the only drop is the conduction drop due to the channel resistance of the two pass devices along the conduction path. This drop is much smaller because during conduction, both devices operate in the linear region with low resistance. The operation is similar

174

when Vin2 > Vin1, with Mn4 and Mp3 off, while Mn2 and Mp1 charge Cl.



Fig. 2: Gate cross-coupled full-wave active rectifier

Fig. 3 shows the implementation of the four-input comparator  $D_2$  used in Fig. 2, as proposed in, [19]. It is designed to self-power and bias because no steady-state supply is available at start-up.  $M_1$ ,  $M_2$ and  $M_7$  monitor voltages across  $M_{n4}$ , i.e., $M_{n2} - V_{gnd}$ , and  $M_3$ ,  $M_4$  and  $M_8$  monitor voltages across  $M_{p3}$ , i.e.,  $V_{in1} - V_{rec}$ . Therefore, when  $V_{in1} - V_{rec}$ .  $V_{rec} \ge V_{n2} - V_{gnd}$ , which means  $V_{in} > V_{rec}$ , the output of  $D_2$  is high, and  $M_{n4}$  is activated instantly. However, when  $V_{in} < V_{rec}$ , the output of the comparator is delayed, which causes  $M_{n4}$  to conduct in the reverse direction, leading to a significant reduction in the power delivered to the load.  $M_8$  is introduced to overcome this problem by adding offset currents to increase  $V_{an}$  and  $V_{pn}$  faster, causing the output to decrease faster and turn off  $M_{n4}$  before  $V_{in} < V_{rec}$ . This reverse current control technique compensates for the comparator delay and increases the power efficiency of the rectifier.

Fig. 3 depicts the implementation of the fourinput comparator D2 used in Fig. 2, as proposed in, [19]. It is designed for self-powering and biasing since no steady-state supply is available at startup. M1, M2, and M7 monitor the voltage across Mn4, i.e., Mn2-Vgnd, while M3, M4, and M8 monitor the voltage across Mp3, i.e., Vin1-Vrec. Therefore, when Vin1-Vrec  $\geq$  Vn2-Vgnd, which implies Vin >Vrec, the output of D2 becomes high, and Mn4 is instantly activated. However, when Vin < Vrec, the output of the comparator is delayed, causing Mn4 to conduct in the reverse direction, resulting in a significant reduction in the power delivered to the load. M8 is introduced to overcome this issue by adding offset currents to reach Van and Vpn faster, causing the output to decrease faster and turning off Mn4 before Vin < Vrec. This reverse current control technique compensates for the comparator delay and increases the power efficiency of the rectifier.



Fig. 3: Comparator circuit, RCC

The design parameters for the rectifier are listed in

Table 1. The dimensions of the pass devices are initially calculated using the square law current equation and the device parameter values given in the technology documents. They are later optimized with a simulation tool to ensure that the rectifier can deliver the needed current. Since nMOS pass devices do not need to have the same device size as pMOS devices to deliver the same current, the optimal size ratio equation from, [27], [28], [29], [30], is used to determine the sizes of the nMOS pass devices. Although the maximum load for this work is 10 mA, it is always simulated with an additional 0.5 mA of load. This extra current accounts for the fact that the RCC is self-powered, and the LDO, which will follow this rectifier, will be powered by V rec. Similarly, the value of the ripple rejection capacitor is chosen to be 100 nF. This size of the filter capacitor is calculated based on the capacitor's current-voltage relationship, with the assumption of keeping the peak-to-peak ripple voltage below 5 mV while delivering 11 mA of current.

Table 1. Rectifier design parameters

Parameters	Values	
Wn/Ln , Wp/Lp	720 μm/280 nm, 1.2 mm/280 nm	
Rectifier area	TBA mm2	
Input AC magnitude Load current Ripple rejection capacitor	13.56 MHz 10.5 mA 100 nF	

# **3** Simulation Results

The proposed architectural design has been simulated in Cadence Virtuoso using TSMC 90 nm technology. Fig. 4 displays the layout of the proposed rectifier, and the surface area of this architecture was measured to be 0.0597 mm<sup>2</sup>.



Fig. 4: Layout of the proposed rectifier

#### 3.1 Transient Performance

Fig. 5 presents both pre- and post-layout results for the input voltages  $V_{in1}$  and  $V_{in2}$  and the output voltage  $V_{rec}$  for one cycle of AC input. A closer view of the rectified output is shown in Fig. 6. The voltage drops of approximately 60 mV in the layout account for the voltage drop due to the resistance of the high-current conduction path.

Fig. 7 shows the simulation results showing voltages at rectifier inputs and the output rectified voltage along with the corresponding current waveform through rectifying MOSs. When comparing schematic and post-layout results, two important observations can be made from the plots. The first is the reduction in the peak diode current in the post-layout result. This is because of the channel resistance of the rectifying diodes, as well as the additional resistance of the high-current conducting path in the layout. In the schematic (Fig. 2), the paths are ideal wires with no resistance and hence a higher peak current. Second, the reverse leakage current is more pronounced in the post-layout simulation. This is because a wide path runs over the drain and source of the rectifying diodes, creating a larger parasitic capacitance. This causes a slight delay in turning off the diodes.



Fig. 5: Voltage waveforms for the pre- and postlayout positions



Fig. 6: Rectified outputs for pre- and post-layout



Fig. 7: Voltage and current waveforms of the rectifier

#### 3.2 DC Performance

Similarly, Fig. 8 shows the PCE, the ratio of the power delivered to the load to the average power from the source; the VCE, the ratio of rectified DC,  $V_{rec}$  to the peak AC input,  $|V_{in}|$  concerning the magnitude of the peak AC input signal.  $|V_{in}|$  is gradually increased in peak magnitude in steps of 50 mV, and VCE and PCE are calculated for every step. The plot shows that both the PCE and VCE are

much lower for input AC amplitudes less than 1.8 V. This can be explained by the fact that the needed bias current and gate drive voltage for the RCC circuit are not achieved for smaller inputs.

2 comparatively Table summarizes the performance of the pre-and post-layout results of the design. The layout design is described in the appendix. The layout is symmetrical with four, instead of two, inputs, as seen in the test bench (Fig. 4). This is done to make the current conducting path equal, which results in an equal drop in voltage when it reaches the rectifying MOSs. Similarly, the paths from the pad to the rectifier inputs are maskblocked for random metal fill to avoid interlayer coupling. The high-current conduction routes are designed with a wide parallel path of many higherlevel metal layers to reduce the resistance in the conduction path.

 Table 2. Rectifier performance summary

Parameters	Schematic	Post Layout
Rectified DC	2.28 V	2.14 V
Ripple Vpp	3.1 mV	2.8 mV
Peak diode current	63 mA	57.3 mA
PCE	84.5%	82.9%
VCE	88.6%	86.2%



Fig. 8: Voltage and power conversion efficiency

# 4 Conclusion

An active rectifier for wireless circuits, designed and layouted in 90 nm CMOS technology, is compact, energy-efficient, and cost-effective. The proposed active rectifier consists of several blocks (gate cross-coupled full-wave active rectifier and comparator circuit, RCC) to generate an output voltage of 2.14 V. The input voltage ranges from 0 to 5 V. The power conversion efficiency (PCE) and voltage conversion ratio (VCR) are higher than 84.5% and 86.6%, respectively, over a wide voltage range (from 1.6 V to 2.8 V), the chip area is only 0.0597 mm<sup>2</sup>. This work is suitable for wireless power transfer.

References:

- I. V. Pletea, M. Pletea, and D. Alexa, "Rectifier with Near Sinusoidal Input Currents Vectorcontrolled for AC Motor Drive," WSEAS Transactions on Electronics, vol. 13, pp. 19–22, Apr. 2022, https://doi.org/10.37394/232017.2022.13.3.
- J. Rabaey, Low Power Design Essentials. Boston, MA: Springer US, 2009. doi: 10.1007/978-0-387-71713-5.
- [3] X. Lu, P. Wang, D. Niyato, D. I. Kim, and Z. Han, "Wireless Charging Technologies: Fundamentals, Standards, and Network Applications," *IEEE Communications Surveys and Tutorials*, vol. 18, no. 2, pp. 1413–1452, Apr. 2016, doi: 10.1109/COMST.2015.2499783.
- [4] S. L. Ho, J. Wang, W. N. Fu, and M. Sun, "A Comparative Study Between Novel Witricity and Traditional Inductive Magnetic Coupling in Wireless Charging," *IEEE Trans Magn*, vol. 47, no. 5, pp. 1522–1525, May 2011, doi: 10.1109/TMAG.2010.2091495.
- [5] B. L. Cannon, J. F. Hoburg, D. D. Stancil, and S. C. Goldstein, "Magnetic Resonant Coupling As a Potential Means for Wireless Power Transfer to Multiple Small Receivers," *IEEE Trans Power Electron*, vol. 24, no. 7, pp. 1819– 1825, Jul. 2009, doi: 10.1109/TPEL.2009.2017195.
- [6] J. H. Choi, S. K. Yeo, S. Park, J. S. Lee, and G. H. Cho, "Resonant regulating rectifiers (3R) operating for 6.78 MHz Resonant Wireless Power Transfer (RWPT)," *IEEE J Solid-State Circuits*, vol. 48, no. 12, pp. 2989–3001, Dec. 2013, doi: 10.1109/JSSC.2013.2287592.
- [7] C. Bharali and M. P. Sarma, "A Self Threshold Voltage Compensated Rectifier for RF Energy Harvesting using 45nm CMOS Technology," *WSEAS Transactions on Systems*, vol. 20, pp. 244–248, Aug. 2021, https://doi.org/10.37394/23202.2021.20.27.
- [8] R. F. Weir, P. R. Troyk, G. A. DeMichele, D. A. Kerns, J. F. Schorsch, and H. Maas, "Implantable myoelectric sensors (IMESs) for intramuscular electromyogram recording," *IEEE Trans Biomed Eng*, vol. 56, no. 1, pp. 159–171, Jan. 2009, doi: 10.1109/TBME.2008.2005942.
- [9] B. Gosselin, E. Ayoub Amer, Roy Jean-FranÇois, Sawan Mohamad, Lepore Franco,

Chaudhuri Avi and Guitton, Daniel ., "A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction," IEEE Trans Biomed Circuits Syst, vol. 3, no. 3, pp. 129-141, Jun. 2009. doi: 10.1109/TBCAS.2009.2013718.

- [10] H. Nakamoto, Yamazaki Daisuke, Yamamoto Takuji, Kurata Hajime, Yamada Satoshi, Mukaida Kenji, Ninomiya Tsuzumi, Ohkawa Takashi, Masui Shoichi and Gotoh Kunihiko, "A Passive UHF RF Identification CMOS Tag IC Using Ferroelectric RAM in 0.35-Technology," IEEE J Solid-State Circuits, vol. 42, no. 1, pp. 101-110, Jan. 2007, doi: 10.1109/JSSC.2006.886523.
- [11] J. Liu and J. Yao, "Wireless RF Identification System Based on SAW," IEEE Transactions on Industrial Electronics, vol. 55, no. 2, pp. 958-961, 2008, doi: 10.1109/TIE.2007.909733.
- [12] D. J. Yeager, J. Holleman, R. Prasad, J. R. Smith, and B. P. Otis, "NeuralWISP: A Wirelessly Powered Neural Interface With 1-m Range," IEEE Trans Biomed Circuits Syst, vol. 3, no. 6, pp. 379-387, Dec. 2009, doi: 10.1109/TBCAS.2009.2031628.
- [13] Y.-K. Song, Borton D. A., Park S., Patterson W. R., Bull C. W., Laiwalla F., Mislow J., Simeral J. D., Donoghue J. P. and Nurmikko A. V. "Active Microelectronic Neurosensor Arrays for Implantable Brain Communication Interfaces," IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 339-345. Aug. 2009. doi: 10.1109/TNSRE.2009.2024310.
- [14] I. V. Pletea and M. Pletea, "Performing Wind System with Rectifier with Near Sinusoidal Input Current," WSEAS Transactions on Power Systems, vol. 18, pp. 186-194, Oct. 2023, https://doi.org/10.37394/232016.2023.18.20.
- [15] F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-Channel Fully Differential Digital Integrated Neural Recording and Stimulation Interface," IEEE Trans Biomed Circuits Syst, vol. 4, no. 3, pp. 149-161, Jun. 2010, doi: 10.1109/TBCAS.2010.2041350.
- [16] Jun Zhao, Yong-Bin Kim, Kyung Ki Kim, "Charge Pump for Negative High VoltageGeneration with Variable Voltage Gain," WSEAS Transactions on Circuits and Systems, vol. 15, pp. 9-12, 2016.
- [17] Nithin M., Harish M. Kittur, "Phase Locking Approaches in Millimeter Wave Frequency Synthesizers: Design overview of Charge Pump Phase Locked Loops," WSEAS Transactions on Circuits and Systems, vol. 19, pp. 129-142,

2020.

https://doi.org/10.37394/23201.2020.19.15.

- [18] S. El Mouzouade, K. El Khadiri, H. Qjidaa, M. O. Jamil, and A. Tahiri, "Digital vs Analog Low Dropout Regulators a Comparative Study," 2023, pp. 767–775. Digital Technologies and Applications, doi: 10.1007/978-3-031-29860-8 77.
- [19] S. El Mouzouade, K. El Khadiri, Z Lakhliai, D. Chenouni, M. Ouazzani J., H. Qjidaa and A. Tahiri "DC-DC Converters for Smart Houses with Multiple Input Single Output Systems," 2022, Digital Technologies and Applications, pp. 532-540. doi: 10.1007/978-3-031-02447-4 55.
- [20] S. El Mouzouade, K. El Khadiri, Z. Lakhliai, D. Chenouni, and A. Tahiri, "A Hybrid-Mode LDO Regulator with Fast Transient Response Performance for IoT applications," WSEAS Transactions on Power Systems, vol. 16, pp. 262-274, Nov. 2021. https://doi.org/10.37394/232016.2021.16.27.
- [21] W. Zhang, W. Niu, and W. Gu, "Experimental Investigation of Transfer Characteristics of Midrange Underwater Wireless Power Transfer," PROOF, vol. 2, pp. 153-159, Jun. 2022, doi: 10.37394/232020.2022.2.19.
- [22] S. S. Hashemi, M. Sawan, and Y. Savaria, "A High-Efficiency Low-Voltage CMOS Rectifier for Harvesting Energy in Implantable Devices," IEEE Trans Biomed Circuits Syst, vol. 6, no. 4, 326-335, Aug. 2012, doi: pp. 10.1109/TBCAS.2011.2177267.
- [23] M. P. Sarma, P. Barman, and K. K. Sarma, "Implementation of a Low Power Boost Converter in-line with a Rectifier for RF Energy Harvesting Application," WSEAS Transactions on Circuits and Systems, vol. 20, pp. 203-207, 2021, Aug.

https://doi.org/10.37394/23201.2021.20.23.

- [24] H.-M. Lee and M. Ghovanloo, "An Integrated Power-Efficient Active Rectifier With Offset-Controlled High Speed Comparators for Inductively Powered Applications," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 8, pp. 1749–1760, Aug. 2011, doi: 10.1109/TCSI.2010.2103172.
- [25] T. Lu and S. Du, "A Single-Stage Regulating Voltage-Doubling Rectifier for Wireless Power Transfer," IEEE Solid State Circuits Lett, vol. 6, 29 - 32. 2023. doi: pp. 10.1109/LSSC.2023.3239691.
- [26] S. Liu, Lu. Tianqi, Tang Zhong, Chen Zhiyuan, Jiang Junmin, Zhao Bo, Du Sijun "A Single-Stage Three-Mode Reconfigurable Regulating

Rectifier for Wireless Power Transfer," *IEEE Trans Power Electron*, vol. 38, no. 7, pp. 9195–9205, Jul. 2023, doi: 10.1109/TPEL.2023.3262728.

- [27] G. Bawa and M. Ghovanloo, "Analysis, design, and implementation of a high-efficiency fullwave rectifier in standard CMOS technology," *Analog Integr Circuits Signal Process*, vol. 60, no. 1–2, pp. 71–81, Aug. 2009, doi: 10.1007/s10470-008-9204-7.
- [28] Manash Pratim Sarma, Kandarpa Kumar Sarma, "Design and Analysis of a Modified TG Rectifier with Substrate Voltage Compensation Techniques at 45 nm Technology for High Frequency Low Power RF Energy Harvesting," WSEAS Transactions on Electronics, vol. 11, pp. 1-10, 2020, https://doi.org/10.37394/232017.2020.11.1.
- [29] Xiuqiong Hu, Zhouyang Ren, Yiming Li, "A Preventive Control Model for Static Voltage Stability Considering the Active Power Transfer Capabilities of Weak Branches," WSEAS Transactions on Systems and Control, vol. 9, pp. 238-246, 2014.
- [30] Kazuya Yamaguchi, Takuya Hirata, Yuta Yamamoto, Ichijo Hodaka, "Resonance and Efficiency in Wireless Power Transfer System ," WSEAS Transactions on Circuits and Systems, vol. 13, pp. 218-223, 2014,

#### Contribution of Individual Authors to the Creation of a Scientific Article (Ghostwriting Policy)

The authors equally contributed to the present research at all stages from the formulation of the problem to the final findings and solution.

#### Sources of Funding for Research Presented in a Scientific Article or Scientific Article Itself

No funding was received for conducting this study.

#### **Conflict of interest**

The authors have no conflicts of interest to declare that they are relevant to the content of this article.

# Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0 https://creativecommons.org/licenses/by/4.0/deed.en US